



DSD 2019

22nd Euromicro Conference on Digital System Design

Kallithea, Chalkidiki, Greece, Aug. 28th – Aug. 30th, 2019



DSD STEERING COMMITTEE

Lech Jóźwiak (TU/e, NL) - Chairman
Hana Kubatova (CTU Prague, CZ)
Krzysztof Kuchcinski (U Lund, SE)
Antonio Nuñez (IUMA/ULPGC, ES)
Francesco Loporati (U Pavia, IT)
Eugenio Villar (U Cantabria, ES)
José Silva Matos (U Porto, PT)

PROGRAM CHAIR

Nikos Konofaos (Aristotle U, GR)

GENERAL CHAIR

Lefteris Aggelis (Aristotle U, GR)

PUBLICATION CHAIR

Amund Skavhaug (Norwegian UST, NO)

PUBLICITY CHAIR

Paris Kitsos (TEI of W. Greece, GR)

SPECIAL SESSION CHAIRS

P. Fišer (CTU in Prague, CZ)
Z. Kotásek (BUT in Brno, CZ)

SPECIAL SESSION PROGRAM COMMITTEE

P. Bernardi, Politecnico di Torino (IT)
Ch. Bolchini, Politecnico di Milano (IT)
A. Bosio, École Centrale Lyon (FR)
L. Cassano, Politecnico di Milano (IT)
G. Di Natale, LIRMM (FR)
G. Fey, Hamburg Univ. of Technology (DE)
T. Garbolino, Silesian TU, Gliwice (PL)
M. Keim, Mentor Graphics, Wilsonville (US)
A. Krasniewski, WUT, Warsaw (PL)
H. Kubátová, CTU in Prague (CZ)
H. Manhaeve, Q-Star Test (BE)
A. McEwan, University of Leicester (UK)
L. Miclea, TU of Cluj-Napoca (RO)
A. Miele, Politecnico di Milano (IT)
R. Růžička, BUT, Brno (CZ)
T. Sato, Fukuoka University (JP)
M. Sonza Reorda, Politecnico di Torino (IT)
A. Steininger, Vienna U. of Techn. (AT)
V. Stopjaková, STU, Bratislava (SK)
R. Ubar, TTU, Tallinn (EE)
H. T. Vierhaus, Brandenburg U. Tech. (DE)

CONTACT PERSON

Petr Fišer
Czech Technical University in Prague
Faculty of Information Technology
Department of Digital Design
Thákurova 9, 160 00 Prague 6, Czech Rep.
fiserp@fit.cvut.cz
Tel.: +420 224 359 842

SPECIAL SESSION on “Dependability, Testing, and Fault Tolerance in Digital Systems (DTFT)”

SPECIAL SESSION SCOPE

The Euromicro Conference on Digital System Design (DSD) addresses all aspects of (embedded, pervasive and high-performance) digital and mixed HW/SW system engineering, covering the whole design trajectory from system specification down to micro-architectures, digital circuits and VLSI implementations.

Every designed system has to be tested several times during its life-time - during its design, production, and its in-field operation. The need for testing strictly depends on the actual use of the system, if the system can be repaired or not, and on the requirements for the system, e.g., if the system must be dependable, fault tolerant, etc. The design must reflect these requirements. The special session on "Dependability, Testing, and Fault Tolerance in Digital Systems" (DTFT) addresses emerging issues, hot problems, new solution methods and their hardware and software implementations in all fields of digital and analog/mixed-signal system dependability and testing. It is especially focused on testing, dependability, and fault-tolerance of SoC based designs and modern embedded applications.

Papers on any of the following and related topics can be submitted to the special session:

- Diagnosis & testing of embedded systems, SoC and NoC testing
- Memory and CPU testing
- Analog, mixed-signal and RF, IDDQ and current testing
- Built-In Self-Test: off-line BIST and on-line BIST, test compression methods
- Testability analysis, design for testability
- Error detection and correction, on-line testing, design of checkers
- Design of dependable (robust) circuits and systems, error mitigation techniques
- Defect/fault tolerant architectures (SoCs, NoCs, embedded systems)
- FPGA based fault tolerant systems, partial/full reconfiguration based methods
- Fault injection techniques, fault simulation/emulation
- Dependability modeling, dependability analysis and validation
- Formal approaches in fault tolerant systems design
- System diagnosis
- Dependable design in practical applications

SUBMISSION GUIDELINES

Authors are encouraged to submit their manuscripts via EasyChair web service at web page <https://easychair.org/conferences/?conf=dsd2019>. Should an unexpected web access problem be encountered, please contact the Program Chair by email (dsd2019@easychair.org, nkonofao@csd.auth.gr). Each manuscript should include the complete paper text, all illustrations, and references. The manuscript should conform to the IEEE format: single-spaced, double column, US letter page size, 10-point size Times Roman font, up to 8 pages. In order to conduct a blind review, no indication of the authors' names should appear in the manuscript, references included.

CPS, Conference Publishing Services, publishes the (ISI indexed) DSD Proceedings, available worldwide through the IEEE Xplore Digital Library. Extended versions of selected best papers will be published in a special issue of the ISI indexed “Microprocessors and Microsystems: Embedded Hardware Design” Elsevier journal.

IMPORTANT DATES

Deadline for paper submission: April 21, 2019
Notification of acceptance: May 31, 2019
Camera ready papers: June 23, 2019

MORE INFORMATION (WEB PAGES)

- DSD 2019: <http://dsd-seaa2019.csd.auth.gr/>
- Euromicro: www.euromicro.org